resu·mail

Sr. SoC Design Verification Engineer

at ENSIGN

Bengaluru, Karnataka, India Full Time

Don't apply into the void — reach the hiring manager

ResuMail finds the recruiters and hiring managers behind this Sr. SoC Design Verification Engineer role at ENSIGN, drafts a personalised outreach email, and schedules the send — so your application actually gets seen.

Reach the hiring manager ›

About this role

Job Details: Job Description: As a Sr. SoC Design Verification Engineer, you will be responsible for Design for Debug architecture verification related tasks including creating test cases and test bench using UVM methodology. Capacity could include full chip and/or system functional verification with defining verification strategies, methodology and test plan to enable effective verification. Coordinate cross functional efforts with Design, SW, Architecture team to achieve full coverage verification plan. Using system full application to verify performance and identify short falls. Responsibility • Pre-silicon system verification. This include SoC, FPGA & Full Chip design verification. • Create testcase and testbench with UVM methodology • Fullchip/system functional verification, by defining verification strategies/methodology​​ and test plan to enable effective verification • Coordinate/interface cross functional efforts with Design, SW, Architecture team to achieve full coverage verification plan • Experience on Emulation will be an add on. Qualifications: • 10+ years of experience with complex ASIC designs and/or verification • Familiar with System Verilog language • Experience on UVM verification methodology, and formal verification method • Working knowledge of scripting in Linux/ Unix environments as well as proficiency in Perl and or Python is desirable. • Experience with Design for Debug (JTAG, High speed USB, PCIe based debug, Visualization of Internal Signal) architecture and design verification of same. • Experience with ARM and RISC Debug Architectures is desired with focus on design verification. • Any prior working experience on UltraSoC/ Tessent Embedded Analytics Debug Architecture will be a plus but not must for this position. • Strong communication skills and the ability to work with a team spread across different geography sites • Flexible in dynamic environment Job Type: Regular Shift: Shift 1 (India) Primary Location: Bengaluru, Karnataka, India Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

How to get this job at ENSIGN

  1. Don't rely on the portal. Cold applications for a role like Sr. SoC Design Verification Engineer land in a pile of hundreds. A direct, personalised message to the hiring manager or a referrer is the fastest way in.
  2. Find the right person. ResuMail surfaces the actual recruiters and hiring managers at ENSIGN — not a generic careers inbox.
  3. Send tailored outreach. ResuMail drafts an email personalised to your resume and this role, then paces and schedules sends so you stay out of spam.
  4. Follow up. One polite nudge after 5–7 days roughly doubles reply rates — scheduled for you.

Reach ENSIGN's hiring managers today.

Free to start. No credit card. Built for Indian job seekers.

Start free with ResuMail ›