At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Position Description:
RTL Design Engineer for
Interface Controller
IP development
team.
Position is based in
Bangalore
or Noida.
The role is for PCIe Architect with ARM CPU subsystem architecture, including memory subsystem design, IO and cache subsystems.
The role would also include design and support of the RTL of the PCIe/CXL/IDE/UALink IP solution of Cadence.
The work involved will be addition of new features into the RTL, working with existing RTL, ensuring various customer configurations are clean as part of verification regressions, supporting customers, ensuring design is clean for LINT and CDC design guidelines.
Position Requirements:
BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer, with a large portion of the recent work experience on RTL design and development.
6-16 years of core RTL Design experience using Verilog is a must.
System Verilog experience and experience with UVM based environment usage / debugging is required.
Architecture and design of CPU subsystem, including memory subsystem design, IO and cache subsystems is a must.
PCIe/CXL/IDE experience is highly desirable. Prior experience in implementation of complex protocols is desirable.
Prior experience in IP development teams would be an added advantage.
Scripting knowledge is an advantage.
We’re doing work that matters. Help us solve what others can’t.
