Generic Job Description (not Job Level specific): The Analog Validation Engineer / Architect is responsible for comprehensive validation of key product indicators (KPI's) as defined in the system compliance matrix for all analog circuitry in any given platform. This means understanding everything that needs to be measured and how to do those measurements in the most highly automated fashion possible. This also means reporting out those measurements in the most concise, clear and comprehensive possible ways. The Analog Validation Engineer is responsible for assuring all instrumentation, scripting and boards are prepared prior to silicon arrival on the bench.
Oversee validation of:
Analog block level validation – PMU (LDO, DCDC, GDET, FRO, OSC, References etc) , CGU (PLL etc) , ADC/DAC, WBIAS.
System level validation and key customer MCU use cases validation
Drive ATE and bench correlation.
Low power optimizations to meet KPIs
Ensure robust test plans, coverage models, and sign-off criteria.
Own validation readiness for tape-out, risk production, and mass production.
Set clear goals, KPIs, and execution frameworks for validation programs.
Partner closely with:
Design & Architecture teams
Product Engineering
Firmware/Software teams
Manufacturing & Quality
Standardize validation methodologies across sites.
Provide regular program updates to senior leadership.
More information about NXP in India...
#LI-2734
