resu·mail

FPGA SW Validation Engineer - Sr./Lead

at ENSIGN

Bengaluru, Karnataka, India Full Time

Don't apply into the void — reach the hiring manager

ResuMail finds the recruiters and hiring managers behind this FPGA SW Validation Engineer - Sr./Lead role at ENSIGN, drafts a personalised outreach email, and schedules the send — so your application actually gets seen.

Reach the hiring manager ›

About this role

Job Details: Job Description: 1. Validates and researches the Compiler optimizations, Partial Reconfiguration (PR) flow, Debugging features like SignalTap & System Console, etc. using Quartus Design Software and Altera FPGA Hardware. 2. Leads the Partial Reconfiguration (PR) Validation team 3. Creates designs using HDLs and Altera IPs and verifies them for functionality and timing on Altera FPGA Hardware Boards. 4. Regresses the designs during each release for QoR, and monitors performance over the targeted FPGA devkits to assess improvements. 5. Collaborates with cross-functional teams to develop and improve validation strategies for improving Compiler/PR validation and help resolve customer issues as they occur. Location - BENGALURU, Karnataka, India Qualifications: Experience : 6+ years of relevant experience in FPGA/ASIC Design, verification and HW Debug Education : Master's/Bachelor's Degree in Electronics/VLSI/Digital Design or other related disciplines Requirements - 1. FPGA/Digital Logic Design, RTL design and verification using VHDL, Verilog or SystemVerilog. 2. Experienced in FPGA Devices like Agilex, Virtex and Tools like Altera Quartus, Xilinx Vivado, Synplify, etc 3. Good experience in FPGA Partial Reconfiguration (PR) flow, and HW debugging skills using SignalTap or ChipScope 4. Good experience with Simulation/Verification of digital designs using VCS, Questa, XCelium, STA and Hardware validation of FPGA Designs 5. Knowledge of Shell, Perl/TCL or Python Scripting is required 6. Knowledge of AHB, AXI, PCIe, Ethernet, Avalon bus protocols, and High-Speed interfaces is essential Job Type: Regular Shift: Shift 1 (India) Primary Location: Bengaluru, Karnataka, India Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

How to get this job at ENSIGN

  1. Don't rely on the portal. Cold applications for a role like FPGA SW Validation Engineer - Sr./Lead land in a pile of hundreds. A direct, personalised message to the hiring manager or a referrer is the fastest way in.
  2. Find the right person. ResuMail surfaces the actual recruiters and hiring managers at ENSIGN — not a generic careers inbox.
  3. Send tailored outreach. ResuMail drafts an email personalised to your resume and this role, then paces and schedules sends so you stay out of spam.
  4. Follow up. One polite nudge after 5–7 days roughly doubles reply rates — scheduled for you.

Reach ENSIGN's hiring managers today.

Free to start. No credit card. Built for Indian job seekers.

Start free with ResuMail ›