resu·mail

FPGA Silicon Design Verification Engineer

at ENSIGN

Bengaluru, Karnataka, India Full Time

Don't apply into the void — reach the hiring manager

ResuMail finds the recruiters and hiring managers behind this FPGA Silicon Design Verification Engineer role at ENSIGN, drafts a personalised outreach email, and schedules the send — so your application actually gets seen.

Reach the hiring manager ›

About this role

Job Details: Job Description: Altera, an Intel Company, provides leadership programmable solutions that are easy-to-use and deploy in applications from the cloud to the edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. As a verification engineer you will work closely with design teams to architect effective and efficient testbench and verification strategies to promote effective debug and failure detection; build UVM infrastructure including monitors, drivers, and scoreboards; produce functional coverage and code coverage; monitor dashboards and regressions; analyze root cause; develop constrained random stimulus and shape content to effectively stress the design space; and create test plans to ensure functional correctness. Qualifications: You must possess the minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Minimum Qualifications: • Bachelor's Degree in Electrical Engineer, Computer Engineering, or related field. Minimum of 5Y of experience in the following: • Experience with SystemVerilog. • Experience with UVM or OVM methodology. • Experience with scripting perl/Python Preferred Qualifications: • Master’s Degree in Electrical Engineer, Computer Engineering, or related field. • Experience with using C/C++ models as golden models to compare with RTL. • Experience with code coverage. • Experience with functional coverage. • Experience with X-propagation. • Experience with multiple RTL simulators. • Experience with regression testing. • Experience creating components that are reusable from block to top. • Experience in Ethernet/PCIE/AXI/DDR protocols is an added advantage. Job Type: Regular Shift: Shift 1 (India) Primary Location: Bengaluru, Karnataka, India Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

How to get this job at ENSIGN

  1. Don't rely on the portal. Cold applications for a role like FPGA Silicon Design Verification Engineer land in a pile of hundreds. A direct, personalised message to the hiring manager or a referrer is the fastest way in.
  2. Find the right person. ResuMail surfaces the actual recruiters and hiring managers at ENSIGN — not a generic careers inbox.
  3. Send tailored outreach. ResuMail drafts an email personalised to your resume and this role, then paces and schedules sends so you stay out of spam.
  4. Follow up. One polite nudge after 5–7 days roughly doubles reply rates — scheduled for you.

Reach ENSIGN's hiring managers today.

Free to start. No credit card. Built for Indian job seekers.

Start free with ResuMail ›