resu·mail

ASIC Layout Engineer - Analog, High speed IP - 8 to 11 years - Bangalore

at Cisco

Bangalore, India Mid Posted 2026-05-14

Don't apply into the void — reach the hiring manager

ResuMail finds the recruiters and hiring managers behind this ASIC Layout Engineer - Analog, High speed IP - 8 to 11 years - Bangalore role at Cisco, drafts a personalised outreach email, and schedules the send — so your application actually gets seen.

Reach the hiring manager ›

About this role

What You'll Do We are looking for a talented and motivated  Layout Lead  to join Cisco’s Client Optics Group (COG) Engineering Team. In this role, you will support the physical implementation of high-performance analog and mixed-signal circuits for next-generation 100G, 200G, and 400G per lambda optical interconnect solutions. You will contribute to all phases of physical design—from concept through tapeout—primarily for block-level layouts while assisting with top-level integration. Working closely with circuit designers, packaging engineers, process teams, and product engineers, you will help develop robust, manufacturable layouts that meet performance, reliability, area, and schedule goals. Specific responsibilities include:  Support layout development and physical implementation of analog, mixed-signal circuits, high-speed interfaces (including SerDes and PAM4), and supporting digital blocks  Participate in block-level floorplanning, placement, routing, and integration for complex mixed-signal ICs  Collaborate with circuit designers to translate schematics and performance targets into optimized physical layouts  Optimize layouts for electrical performance, matching, parasitics, signal/power integrity, thermal behavior, yield, and manufacturability  Ensure compliance with all foundry design rules (DRC, LVS, ERC, density, EM/IR, and reliability requirements)  Assist in integration across analog, digital, and high-speed domains, including support for top-level assembly of SerDes, PAM4 paths, clocking, and control logic  Review post-layout extraction results and support simulation closure  Follow best practices for symmetry, shielding, isolation, and signal integrity  Partner with packaging and product teams on bump planning, pad ring, ESD structures, and package integration  Identify and help resolve layout-related issues impacting performance, yield, or production readiness  Participate in layout reviews and provide input on feasibility, tradeoffs, and tapeout risks  Collaborate with CAD teams to improve layout flows, automation, and productivity  Support tapeout readiness, including database checks and signoff  Assist senior engineers with mentoring more junior layout team members and adopt strong layout methodology  Support silicon bring-up, debug, and failure analysis for layout-related issues  Who You’ll Work With As a Layout Lead in the Client Optics Group (COG) Engineering Team, you will collaborate with a multidisciplinary team including analog/mixed-signal circuit designers, digital designers, verification engineers, package engineers, process technologists, CAD specialists, reliability experts, and post-silicon validation teams. You will partner with architects and designers during concept and planning phases, contribute to layout execution during design, work with signoff teams prior to tapeout, and support debug efforts post-silicon when layout-related issues arise. This role is a great opportunity to grow while helping deliver high-speed electrical IPs such as SerDes, PAM4 interfaces, D2D PHY, clocking subsystems, and control logic. Who You Are Bachelor’s degree in Electrical Engineering or related field (Master’s preferred)  6-8 years of experience in custom IC layout for analog, mixed-signal, and high-speed designs  Solid technical skills with an interest in growing into layout leadership; strong foundation in matching, symmetry, shielding, parasitic control, thermal management, and signal integrity  Good knowledge of device-level layout techniques (common-centroid, interdigitation, guard rings, isolation structures)  Proficiency with industry-standard tools such as Cadence Virtuoso and Calibre (or equivalent)  Understanding of DRC, LVS, ERC, parasitic extraction, EM/IR analysis, and physical signoff flows  Familiarity with ASIC/SoC tapeout processes is preferred  Experience with scripting (Python, Perl, or TCL) for layout automation is a plus  Comfortable working in Linux environments  Excellent analytical, problem-solving, communication, and teamwork skills  Demonstrated ability to contribute effectively and grow as a technical leader in a fast-paced environment Ability to work as a team player with cross-functional teams spread across geo-locations.  Minimum Qualifications Bachelor’s or Master’s in Electrical Engineering or equivalent field  3+ years of layout design experience in analog, mixed-signal, or high-speed IC development  Hands-on experience supporting block-level layout efforts through tapeout  Strong skills in custom layout design, physical verification, and parasitic-aware implementation  Experience with Cadence or similar custom layout tools  Why Cisco WE ARE CISCO  #WeAreCisco, where each person is unique, but we bring our talents to work as a team and make a difference. Here’s how we do it.  We embrace digital and help our customers implement change in their digital businesses. Some may think we’re “old” (30 years strong!) and only about hardware, but we’re also a software company. And a security company. A blockchain company. An AI/Machine Learning company. We even invented an intuitive network that adapts, predicts, learns and protects. No other company can do what we do – you can’t put us in a box!  But “Digital Transformation” is an empty buzz phrase without a culture that allows for innovation, creativity, and yes, even failure (if you learn from it.)  Day to day, we focus on the give and take. We give our best, we give our egos a break and we give of ourselves (because giving back is built into our DNA.) We take accountability, we take bold steps, and we take difference to heart. Because without diversity of thought and a commitment to equality for all, there is no moving forward.  So, you have colorful hair? Don’t care. Tattoos? Show off your ink. Like polka dots? That’s cool. Why Cisco?  At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.  We are Cisco, and our power starts with you.

How to get this job at Cisco

  1. Don't rely on the portal. Cold applications for a role like ASIC Layout Engineer - Analog, High speed IP - 8 to 11 years - Bangalore land in a pile of hundreds. A direct, personalised message to the hiring manager or a referrer is the fastest way in.
  2. Find the right person. ResuMail surfaces the actual recruiters and hiring managers at Cisco — not a generic careers inbox.
  3. Send tailored outreach. ResuMail drafts an email personalised to your resume and this role, then paces and schedules sends so you stay out of spam.
  4. Follow up. One polite nudge after 5–7 days roughly doubles reply rates — scheduled for you.

Reach Cisco's hiring managers today.

Free to start. No credit card. Built for Indian job seekers.

Start free with ResuMail ›