resu·mail

ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 12+ years, Bangalore

at Cisco

Bangalore, India Senior Posted 2026-05-05

Don't apply into the void — reach the hiring manager

ResuMail finds the recruiters and hiring managers behind this ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 12+ years, Bangalore role at Cisco, drafts a personalised outreach email, and schedules the send — so your application actually gets seen.

Reach the hiring manager ›

About this role

Cisco’s Client Optics Group (COG) designs & delivers the high-speed optical transceivers, and platforms that power Cisco's core data center networking solutions. We specialize in the design and integration of cutting-edge IM/DD optics and silicon photonic platforms that enable customers to deploy industry-leading optical technologies within data center with unprecedented speed, capacity, and reliability. Come join us and take part in shaping COG’s ground-breaking optical solutions by designing, developing, and testing some of the most advanced pluggable, and Co-packaged Optics (CPO) being developed in the industry. You will work with Cisco's best-in-class Silicon Photonics team. Our team is responsible for driving the development and optimization of optical transceivers & modules (800G,1.6T & beyond) that seamlessly integrate with Cisco's routing, switching, and datacenter platforms, enabling customers to build scalable, high-performance networks that support emerging technologies including AI/ML workloads, and next-generation data center architectures. We seek an experienced High Speed AMS Design Engineer to lead full-chip electrical specifications and mixed-signal design for Cisco's silicon photonics driver integrated circuits supporting 100G/200G/400G per Lambda solutions. You will own high-speed datapath and low-speed control circuit design for receive and transmit paths in our next-generation silicon photonics modules. Your Impact As a High-Speed Analog/Mixed-Signal (AMS) Design Leader, you will play a pivotal role in shaping next-generation silicon photonics driver ICs. You will: Lead full-chip electrical architecture, specifications, and execution for high-speed silicon photonics driver ICs (100G/200G/400G per lambda) Own end-to-end mixed-signal design for both transmit and receive paths, including high-speed datapath and low-speed control circuits Design and optimize critical building blocks such as modulator drivers, TIAs, serializers, PLLs, and control loops Drive performance across power, speed, signal integrity, testability, and cost Partner cross-functionally with optical, system, and product teams to align design with real-world deployment requirements Define and execute verification and validation strategies from concept through production Lead silicon bring-up, debug, and lab validation—resolving complex system-level challenges and improving yield Influence architecture decisions and contribute to next-gen product roadmaps Mentor engineers across analog, digital, and validation domains, fostering technical excellence and innovation Minimum Qualifications Bachelor’s + 12 years, Master’s + 8 years, or PhD + 5 years of experience in high-speed analog/mixed-signal design Strong expertise in high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) Proven experience leading designs through full tapeout cycles and delivering successful silicon Hands-on proficiency with industry tools such as Cadence Virtuoso, Spectre, Calibre, Verilog/SystemVerilog, or Verilog-AMS Experience in scripting and automation using Python or C Ability to make critical technical decisions in ambiguous, fast-paced environments Preferred Qualifications 10–15 years of deep hands-on experience in analog/mixed-signal IC design Experience with silicon photonics driver ICs and direct-detect optical architectures Strong understanding of silicon photonics, optical subsystems, and industry standards (QSFP/QSFP-DD, IEEE 802.3) Expertise in high-speed PHYs and protocols (112G/224G PAM4 SerDes, Ethernet, UCIe, CDR systems, PLLs) Experience in design for testability (DFT) and developing test methodologies for large mixed-signal systems Hands-on lab experience with high-speed measurement equipment (BERTs, oscilloscopes, communication analyzers) Familiarity with SI/PI analysis, PCB/test fixture design, and optical component modeling (photodiodes, modulators, Verilog-A) Strong collaboration skills with the ability to work across global, cross-functional teams Why Cisco?  At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.  We are Cisco, and our power starts with you.

How to get this job at Cisco

  1. Don't rely on the portal. Cold applications for a role like ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 12+ years, Bangalore land in a pile of hundreds. A direct, personalised message to the hiring manager or a referrer is the fastest way in.
  2. Find the right person. ResuMail surfaces the actual recruiters and hiring managers at Cisco — not a generic careers inbox.
  3. Send tailored outreach. ResuMail drafts an email personalised to your resume and this role, then paces and schedules sends so you stay out of spam.
  4. Follow up. One polite nudge after 5–7 days roughly doubles reply rates — scheduled for you.

Reach Cisco's hiring managers today.

Free to start. No credit card. Built for Indian job seekers.

Start free with ResuMail ›