resu·mail

ASIC Design Engineer

at Axiado

Hyderabad, India Senior Posted 2026-05-13

Don't apply into the void — reach the hiring manager

ResuMail finds the recruiters and hiring managers behind this ASIC Design Engineer role at Axiado, drafts a personalised outreach email, and schedules the send — so your application actually gets seen.

Reach the hiring manager ›

About this role

ASIC/SoC Design  position is your opportunity to join one of the industry’s leading companies in Smart Edge SoCs for network/systems control, management security systems, and IIoT. You should have prior knowledge of logic design and computer architecture. As the ASIC/SoC Design Engineer for Axiado, you will have the opportunity to work in all areas of the SoC design flow. You will work closely with the Architecture, Verification, Physical Design and Software teams, and report to the Director of Engineering.  KEY RESPONSIBILITIES Help develop the design and implementation of SoCs. Micro-architecture design, RTL coding, synthesis, timing closure, and documentation of various RTL blocks; Top-level and block-level performance, bandwidth, and power optimization; Work with FPGA engineers to perform early prototyping; and Support test program development, chip validation, and chip life until production maturity. Collaboration with firmware, software, DV, FPGA, DFT, SoC integration, and backend teams throughout various stages of ASIC development. 8+ years of experience in RTL logic design, verification, synthesis, and timing optimization; Proficient in writing clear, implementable micro-architecture specifications; Expertise in writing efficient RTL code in Verilog and SoC integration Good understanding of assertions, coverage analysis, RTL synthesis, and timing closure; Should have worked on interface protocols like PCIe, USB, Ethernet, DDR3/4, LPDDR, I2C/I3C, SPI, SD/SDIO/eMMC, UART, etc. Experience in design bring up and debug on FPGA based emulation platforms like HAPS, Veloce. Fluency with scripting languages (e.g., Perl, Python); Must have gone through at least one tapeout. Preferred: Silicon bring-up and debug experience Experience in working with repository management tools like Bitbucket/ Jenkins and bug tracking tools like JIRA. Axiado is committed to attracting, developing, and retaining the highest caliber talent in a diverse and multifaceted environment. We are headquartered in the heart of Silicon Valley, with access to the world's leading research, technology and talent. We are building an exceptional team to secure every node on the internet. For us, solving real-world problems takes precedence over purely theoretical problems. As a result, we prefer individuals with persistence, intelligence and high curiosity over pedigree alone. Working hard and smart, continuous learning and mutual support are all part of who we are. Axiado is an Equal Opportunity Employer. Axiado does not discriminate on the basis of race, religion, color, sex, gender identity, sexual orientation, age, non-disqualifying physical or mental disability, national origin, veteran status or any other basis covered by appropriate law. All employment is decided on the basis of qualifications, merit, and business need.

How to get this job at Axiado

  1. Don't rely on the portal. Cold applications for a role like ASIC Design Engineer land in a pile of hundreds. A direct, personalised message to the hiring manager or a referrer is the fastest way in.
  2. Find the right person. ResuMail surfaces the actual recruiters and hiring managers at Axiado — not a generic careers inbox.
  3. Send tailored outreach. ResuMail drafts an email personalised to your resume and this role, then paces and schedules sends so you stay out of spam.
  4. Follow up. One polite nudge after 5–7 days roughly doubles reply rates — scheduled for you.

Reach Axiado's hiring managers today.

Free to start. No credit card. Built for Indian job seekers.

Start free with ResuMail ›